The paper reviews our recent progress and current challenges in implementing advanced gate stacks composed of high-j dielectric materials and metal gates in mainstream Si CMOS technology. In particular, we address stacks of doped polySi gate electrodes on ultrathin layers of high-j dielectrics, dual-workfunction metal-gate technology, and fully silicided gates. Materials and device characterization, processing, and integration issues are discussed.
Introduction
The enormous growth of microelectronics over the past four decades and, as a result, the significant progress of information technology in general are based, to a large extent, on a simple gift of nature, the SiO 2 /Si system. This is especially true because ultrathin gate dielectrics in MOSFETs remain the key element in conventional silicon-based microelectronic devices. Since the very beginning of the microelectronics era, the SiO 2 gate oxide has played a critical role in device performance and scaling [1] [2] [3] [4] [5] [6] . Whereas the thickness of the SiO 2 gate oxide in the first transistors was a few hundred nanometers, the functionality and performance of stateof-the-art devices currently rely on gate oxides that are just a few atomic layers (;1-2 nm) thick. Until very recently, the (evolutionary) scaling of the gate dielectric (and ULSI devices in general) has been accomplished by shrinking physical dimensions. As the physical thickness of SiO 2 -based gate oxides approaches ;2 nm, a number of fundamental problems arise. In this ultrathin regime, some key dielectric parameters degrade: gate leakage current, oxide breakdown, boron penetration from the polysilicon gate electrode, and channel mobility [1, 3] . Each of the parameters is vital for device operation. In other words, the conventional device-scaling scenario involving scaling down SiO 2 -based dielectrics below 1 nm becomes impractical.
The solution is to replace conventional SiO 2 gate oxides with a material having higher permittivity. High-j insulators can be grown physically thicker for the same (or thinner) equivalent electrical oxide thickness (EOT), thus offering significant gate leakage reduction, as demonstrated by several research groups [7] [8] [9] [10] . Significant progress has been achieved in terms of the screening and selection of high-j insulators, understanding their material and electrical properties, and their integration into CMOS technology [7] [8] [9] [10] . After almost a decade of intense research, the family of hafnium-oxide-based materials, such as HfO 2 , HfSi x O y , HfO x N y , and HfSi x O y N z , emerges as a leading candidate to replace SiO 2 gate dielectrics in advanced CMOS applications [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] . It has also become evident in the last few years that only replacing the gate insulator, with no concurrent change of electrode material (currently heavily doped polySi), may not be sufficient for device scaling. Polysilicon gate electrodes are known to suffer from a polySi depletion effect (equivalent to a ;0.3-0.4-nmthick parasitic capacitor), which cannot be ignored for sub-2-nm gate stacks. Therefore, research on dualworkfunction metal-gate electrodes is gaining momentum, since conventional gate stacks are approaching a limit to scaling as a means of improving performance for nano-CMOS (i.e., sub-65-nm) technologies.
It is the purpose of this paper to review our current understanding of advanced metal-gate/high-j stacks from the perspective of integrating both basic materials and devices. Reliability is also an important factor, especially for long-term device operation. Some reliability aspects of advanced gate stacks are covered in the paper. More
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detailed results and focused discussion on this important topic can be found in a recent dedicated review by IBM researchers in [24] . The use of high-j dielectrics is one of the most critical challenges in CMOS device scaling, and, as such, it is being aggressively tackled worldwide by many researchers and engineers in academic, industrial, and government laboratories. In this review, we focus specifically on the work and progress achieved in the IBM laboratories over the past five years. The paper is organized as follows. In Section 2, we discuss progress and challenges in the integration of high-j materials with polySi gates. Historically, using polySi gates with high-j dielectrics was believed to be a ''simple'' solution to overcome limits to SiO 2 scaling in the tunneling regime when gate leakage became too severe. It was the reason why early work in the high-j area was dominated by devices with polySi electrodes. It was later realized that the polysilicon electrode was not an ideal solution, for reasons of thickness scaling and threshold voltage control; as a result, the focus shifted to metal gates, an even more challenging area. The current status of research and development in this area is reviewed in Section 3. It is demonstrated that metal gates do offer extraordinary scaling potential to an electrical inversion thickness of almost 1 nm. At the same time, dualworkfunction control of n þ and p þ Si band edges remains a challenge. As discussed in Section 4, fully silicided (FUSI) gates combine the integration benefits of polySi devices and metal-like behavior without polySi depletion effects.
PolySi/high-j gate stacks and Hf-based gate dielectrics
PolySi-based devices are usually annealed at high temperatures (.1,0008C) in order to activate dopants in the gate and source/drain regions. The requirements of thermal stability in contact with the polySi gate electrode and negligible metal diffusion into the Si channel have virtually ruled out successful integration of high-j materials such as ZrO 2 [25, 26] and Al 2 O 3 [27] that once were under intense investigation. Even with Hf-based materials, a number of challenges remain, perhaps most significantly regarding the thermal stability of the dielectric, electrical thickness scaling, carrier mobility, p-FET threshold voltage, and long-term stability/ reliability under device operation conditions. In the following sections we review how such considerations have recently guided the development of Hf-based gate stack materials for polySi-gated devices.
Thermal stability
In contrast to ZrO 2 [25, 26] , no detrimental silicide formation occurs with HfO 2 in contact with polySi gates. However, polySi/HfO 2 gate stacks do undergo substantial changes during thermal processing. Dopant activation requires annealing to temperatures of ;1,0008C or more, much higher than crystallization temperatures of amorphous HfO 2 . Depending on HfO 2 thickness, crystallization into predominantly monoclinic polycrystalline films occurs at 300-5008C [28] [29] [30] [31] . Also, the formation of additional interfacial SiO 2 is often observed [32] , degrading gate stack capacitance. This is discussed in more detail in the next subsection.
In the early stages of work on HfO 2 , it was believed that grain boundaries in polycrystalline films might constitute electrical leakage paths, giving rise to dramatically increased gate leakage currents. Experimentally, only minor, if any, increase in leakage with polycrystalline HfO 2 has been observed [29] . However, amorphous high-j layers may be preferred for other reasons.
For example, it has been suggested that heterogeneous grain orientations in the dielectric layer may give rise to spatially varying electric fields and thus cause carrier scattering, thereby degrading mobility. Also, with continuing scaling, the gate length will become comparable to the HfO 2 grain diameter. According to the International Technology Roadmap for Semiconductors [33] , the physical gate length of high-performance devices is projected to reach 18 nm by 2010. This may cause detrimental device-to-device variations in leakage, threshold voltage, etc. Also, integration issues such as line-edge roughness at the bottom of the gate stack during gate stack etch may then arise. We note, however, that so far there is little experimental evidence to support the above concerns.
Finally, grain boundaries in poly-or nano-crystalline material were recently claimed to be responsible for localized unoccupied states below the metal d-statederived conduction band edge in ZrO 2 and other transition-metal (and rare-earth) oxide films [34] . Such defect states have been observed by optical and X-ray absorption spectroscopy as well as by photoconductivity measurements [34] . Indeed, band-edge defect states have recently been shown to occur in HfO 2 if and only if the dielectrics exhibit crystallinity as detected by infrared spectroscopy, X-ray diffraction (XRD), and vacuum ultraviolet spectroscopic ellipsometry (VUV-SE) [35] . This is exemplified by the imaginary part e 2 of the dielectric function for HfO 2 films grown by atomic layer deposition (ALD), as displayed in Figure 1 . When HfO 2 thickness (and concomitantly crystallinity) is increased, an absorption feature emerges at ;5.8 eV, i.e., ;0.2-0.3 eV below the bandgap. The same correlation between crystallinity and electronic defects holds also for other HfO 2 growth chemistries [35] . These observations are significant from a device perspective, since they may be related to the finding that Frenkel-Poole hopping through HfO 2 gate dielectrics occurs via trapping sites located a few tenths of an eV below the HfO 2 conduction band edge [36] . Ultimately, it is unlikely that such states will be a limiting factor in high-j-based CMOS technologies, since they line up close to the insulator band edge and are therefore not accessible at the low gate voltages employed in high-performance and low-power technologies. However, at present it is not clear whether additional grain-boundary-induced defect states exist deeper in the bandgap. It therefore appears preferable to employ amorphous high-j materials.
In order to prevent gate dielectric crystallization and to minimize interfacial SiO 2 formation, the thermal stability of the HfO 2 dielectric must be increased. This can be achieved by addition of Al [29, 37, 38] , Si [31, 35] , and/or N [39] . HfA1O gate dielectrics have often been found to reduce carrier mobility, possibly due to fixed charge near the high-j/channel interface [38] . Therefore, most researchers have recently concentrated on HfSiO and HfSiON.
Substantially increased thermal stability is achieved for example at a comparatively low Si content of Si/(Hf þ Si) ¼ 20%. 1 Even after rapid thermal anneals to 1,0008C for 5 s, such films do not exhibit any infrared phonon modes characteristic of monoclinic HfO 2 , in contrast to what is observed from as-deposited HfO 2 films formed under the same conditions. It is likely that the HfSiO remains mostly amorphous, although partial crystallization into the tetragonal or orthorhombic phase cannot be excluded [31] . However, after longer 900-1,0008C anneals, HfSiO may still crystallize and decompose into HfO 2 and SiO 2 [28, 31, 39, 40, 41] . Further increased thermal stability can be achieved by additionally introducing N. The tendency to crystallize under extended 1,0008C dopant activation anneals is completely suppressed in HfSiON with a N content of N/(O þ N) . 10% [39] . In addition, boron penetration is more effectively prevented by HfSiON than by HfSiO [39, 41] .
Electrical thickness scaling
In broad terms, the electrical thickness of Hf(Si)O(N)/ SiO(N) gate dielectrics is determined by the sum of the electrical thickness of the high-j layer and the interfacial SiO(N) layer (if present). Therefore, a combination of strategies may be pursued in order to minimize total electrical thickness, each posing its own challenges:
Minimize high-j thickness, while maintaining a) a closed high-j layer and b) sufficient Hf content of the gate stack as a whole, ensuring a gate leakage advantage over pure SiON gate dielectrics.
Minimize the interfacial SiO(N) thickness, while maintaining a) sufficient/appropriate Si surface functionalization to ensure good (near-homogeneous) high-j nucleation and hence a closed layer, and b) high carrier mobility. Increase N concentration in the interfacial SiO(N) and high-j layers in order to increase the dielectric constant and reduce interfacial layer growth during thermal processing, while maintaining a) low charge trapping and b) high carrier mobility.
In this subsection, we review various surface preparation and process approaches to optimize interfacial layer thickness and high-j nucleation, and in particular to address the scaling benefit of interfacial nitrogen. The scaling benefit of HfSiO nitridation is discussed below in conjunction with the impact of N on charge trapping and carrier mobility.
Chemically or thermally grown silicon oxide films, preferably with a high density of terminal hydroxyl groups, represent excellent nucleation layers for many ALD-and CVD-based high-j growth processes [42] . However, their thickness typically ranges from 0.5 to more than 1 nm, contributing significantly to the total electrical thickness. This has motivated the development of alternative surface preparation schemes.
In an attempt to fabricate atomically sharp Si/high-j interfaces, oxide-free H-terminated Si(H/Si) substrates have been utilized. Such H/Si(100) can be prepared quickly and reproducibly by a hydrofluoric acid (HF) wet etch of SiO 2 /Si, with subseqent water rinse [43] . Such substrates are remarkably resistant to oxidation in laboratory air, and even in O 2 -or H 2 O-containing environments at temperatures as high as 3008C. (For a
Figure 1
Imaginary part 2 of the dielectric function, determined from VUV-SE data, for 5-and 40-nm-thick ALD-grown HfO 2 films. The 40-nm data has been offset vertically for clarity. [50] .
To passivate the surface and prevent oxidation, hydrogen may be replaced with other atomic species as surface passivant. For example, monolayer chlorine passivation is achieved by a simple Cl 2 gas treatment of H/Si [51] , where reaction rates may be enhanced by ultraviolet (UV) light [52] . Preliminary evaluation indicates a minor thickness advantage over SiON interfaces, but nucleation is poor [53] .
Like oxide-based subtrates, nitride-based interfaces such as high-nitrogen-concentration SiON or pure silicon nitride often are good nucleation layers [30, 54, 55] . In addition, nitridation increases interface permittivity (e.g., k SiO2 ¼ 3.9; k Si3N4 ¼ 7-8) and thermal stability. This scaling benefit can be realized, for example, with interfacial Si(O)N layers fabricated by H/Si anneal in NH 3 at 6508C to form thin Si 3 N 4 [55, 56] , optionally followed by an oxidizing anneal in NO [57] . PolySi/ HfSiO stacks on such high-nitrogen-content films exhibit lower electrical thickness (EOT) than on 1.1-nm low-Ncontent SiON control substrates, even in cases in which physical thickness is greater [57] . The main concern with high-nitrogen-content interfaces is carrier mobility loss, as discussed below.
To conclude, we note that despite promising results with unconventional Si surface treatments (such as chlorination or metal-organic functionalization), most work in the high-j field still relies on hydrogen termination and on SiO 2 or low-nitrogen SiON films. Such substrates can be prepared quickly and costeffectively with conventional manufacturing equipment.
Carrier mobility
High-j materials have often been observed to degrade carrier mobility in the transistor channel. A number of mechanisms have been held responsible, most significantly remote phonon scattering through emission or absorption of low-energy phonons in the high-j material [58] and remote Coulomb scattering off fixed or trapped charges in the gate dielectric. Over time, reported mobilities with nominally similar gate stacks generally have improved. This suggests that certain defects in the high-j materials such as electrical trap sites and impurities giving rise to fixed charges can be minimized by process engineering.
However, remote phonon scattering has been central in the debate regarding mobility degradation since, if significant, it could fundamentally limit the performance of HfO 2 -based devices. A possible solution is based on the incorporation of Si into the HfO 2 , modifying the vibrational properties. Since Si-O bonds are stiffer than Hf-O bonds, soft phonon modes are reduced in intensity. The consequent drop in the remote phonon scattering cross section has been predicted to result in near-complete carrier mobility recovery when ZrO 2 is replaced by ZrSiO 4 [58] . The same physics holds for hafnium silicates, as experimentally proven by Ren and colleagues [59] . The mobility advantage comes at the expense of a reduced dielectric constant (20 -25 for HfO 2 compared to 10-15 for HfSiO), a tradeoff that must be taken into account when optimizing overall device performance by tuning the composition of Hf-based dielectrics.
Carrier mobility and thermal stability have likely been the main characteristics driving the shift in industry focus from polySi/HfO 2 to polySi/HfSiO(N) gate stacks. Indeed, even Si concentrations in HfSiO as low as Si/(Hf þ Si) ¼ 20% have been shown to enable excellent mobilities. For example, we have fabricated polySi/ HfSiO/SiON n-FETs with EOT ¼ 1.6 nm that exhibit electron peak mobility identical to that of low-N-content SiON control devices [60] . High-field electron mobility was degraded by only ;10%. Given a leakage reduction factor of .1,000 compared with SiON control devices with the same EOT, such gate stacks are serious contenders for low-power applications.
Whether the observed mobility improvements achieved by the introduction of Si into the HfO 2 are due mainly to the drop in remote phonon scattering is still under debate. Reduced charge trapping is another possible cause, since this would reduce the Coulomb scattering rate. The charge-trapping behavior of HfSiO is indeed better than that of HfO 2 [59] .
Nitrogen is often introduced into high-j gate stacks to enhance thermal stability and reduce electrical thickness, as discussed briefly above. However, carrier mobility is usually reduced, e.g., for HfSiO on Si 3 N 4 interface layers [56] . This is illustrated in Figure 2 , which shows n-FET electron mobility for various HfSiO/Si(O)N gate stacks. Mobility at high field (black symbols) was extracted from full mobility curves (inset) measured using the split C-V technique [61, 62] . Even upon introduction of O into the nitride using NO gas anneals at 700 -8008C, mobility recovers only marginally. When interpreting such data, it is noteworthy that high nitrogen concentrations usually reduce mobility even with conventional SiON gate dielectrics [63] . Since nitrogen is known to create fixed charge in SiON [64, 65] , it seems natural to hold Coulomb scattering by fixed charges responsible for the mobility loss both in SiON and high-j stacks. However, other physical causes also may underlie the observed Ninduced mobility degradation in high-j gate stacks. Three scenarios may explain an observed mobility reduction: a) Slow interface states (areal density N it ) or b) fixed charges (areal density N ox ) cause Coulomb scattering of channel electrons; or c) charge trapping causes Coulomb scattering or induces hysteresis which distorts the inversion charge and mobility measurement.
A combination of electrical measurement techniques aids in assessing which of these mechanisms is dominant in mobility degradation [57] . To address scenario a), N it was measured by amplitude-sweep charge pumping. Independently of O content, all nitride-based interfaces exhibited 3-5 times higher N it (1.3-1.9 3 10 11 cm
À2
) than low-nitrogen-content control SiON interfaces. In order to establish whether this N it difference is sufficient to explain the mobility loss, a corrected mobility was calculated that would be measured if N it could be reduced to zero without otherwise modifying the gate stacks. 3 After this correction, the mobility trend with N and O content remained virtually unchanged ( Figure 2 , white symbols), demonstrating that mechanisms other than slow interface states are predominantly responsible for N-induced mobility loss. Scenario b), by contrast, was supported by C-V measurements: threshold voltage V t is ;0.1 V lower with all Si 3 N 4 -based interfaces than with the control SiON interface. This shift corresponds to an areal density of positive fixed charge of N ox ;8 3 10 11 cm À2 (broadly consistent with [56] ), independent of O content. N ox thus is significantly higher than N it and can quantitatively explain the observed mobility loss with reoxidized nitride interfaces [57] . With pure nitride interfaces, distortion of the inversion charge measurement due to transient charging c) occurs in addition [57] . However, fixed charge likely is the main case of carrier mobility loss with interfacial N [57] . Nitridation of HfSiO layers similarly has often been reported to degrade mobility. However, this is not a universal result. Recent experimental studies indicate that mobility impact is greatest if nitridation conditions allow N to permeate the entire HfSiO film, while near-surface nitridation preserves mobility [39] . This indicates that N in or close to the interfacial layer has by far the greatest impact on mobility. Possible reasons for this are a) the rapidly decaying electrical field strength around a fixed charge, giving rise to simultaneously dropping Coulomb scattering cross sections; and b) a lower fixed charge per N atom in HfSiON than in SiON.
Good electron mobility with HfSiON/SiO 2 is demonstrated in Figure 3 . Appropriate low-temperature plasma nitridation conditions ensured a high proportion of near-surface N [57] . Under such conditions, gate stacks incorporating such HfSiON showed N-induced T inv reduction by up to 0.1 nm, confirming the scaling benefit of N. At N concentrations as high as [N/(N þ O)] ; 21%, the N-induced V fb /V t shift to more negative values is smaller than 0.02 V, showing that little positive fixed charge is created far from the gate electrode. Trap density remains low as well. As expected on the basis of our discussion of the mobility degradation mechanisms with interfacial N, mobility is nearly identical to that of a low-N-content SiON control ( Figure 3 ).
Summarizing this section, the replacement of HfO 2 by HfSiO has led to mobility improvements, through reduced remote phonon and/or Coulomb scattering. Additional N incorporation helps optimize thermal stability and electrical thickness. However, N near the channel reduces carrier mobility through Coulomb scattering by fixed charges. N incorporation near the top of the HfSiO is therefore the method of choice.
Threshold voltage
The threshold voltages of polySi-gated high-j n-FETs and p-FETs usually deviate from the ideal values achieved with corresponding SiO(N) devices. Using Hfbased high-j materials, in particular, n-FET V t is usually found to be more positive by ;0.2 V, while p-FET V t is more negative by ;0.6 V [66 -69] . While threshold voltages can be tuned to their optimum values through device engineering, for example by an appropriate choice of halo implant design or by counterdoping, device performance degrades with excessive tuning. It is likely that n-FET devices can be designed in such a way as to offset the materials-induced shift of ;0.2 V. By contrast, given the ;0.6-V shift for p-FET devices, one cannot rely on implant engineering alone in order to fabricate goodperformance Hf-based polySi/high-j devices. The gate stack itself must be understood and modified. In the following, we first summarize some observations regarding the impact on V t of processing conditions and materials composition. We then review the current understanding of the underlying physical mechanisms causing the increased p-FET threshold voltage. Finally, we discuss recent attempts to control p-FET V t and demonstrate that improvement by ;0.3 V can be achieved by appropriate design of the gate stack alone [60] , rendering p-FETs with good performance possible.
The fact that laboratories worldwide-using a wide variety of process equipment and chemicals to fabricate gate stacks-report nearly identical p-FET V t shifts of ;0.6 V from the target value suggests that a fundamental physical or chemical phenomenon is responsible. We have tested whether tuning of processing details, in particular choice of dopant, method of doping (implant vs. in situ doping with CVD precursors), and thermal processing, can help control V t . To this end, the V fb /V t shifts were measured after such critical gate-stack fabrication steps [70] . Measurements even with undoped and unactivated polySi gates were made possible by recording electrical data at elevated device temperatures (up to 2008C) in order to ensure sufficient conductivity. The results indicated that V fb /V t ratios are largely set during polySi deposition and remain virtually unchanged during gate implantation and thermal activation, independent of the p-type dopant (B, Al, Ga). The p-FET V t shift is thus a fundamental phenomenon that is not easily prevented by employing modified polySi/Hf(Si)O(N) formation conditions. A reaction of Si with the Hf-based material, occurring already during polySi deposition, appears to be the root cause for the poor V fb /V t control.
The introduction of Si or N into the Hf-based layer has a limited impact on V t /V fb . As expected, when utilizing HfSiO with increasing Si content, V fb gradually approaches the value observed with SiO 2 (Figure 4 , inset) [67, [69] [70] [71] [72] . However, in order to bring V t to within less than 0.3 V from the target value, Hf contents below ;20% are required. At such compositions, the dielectric constant is only marginally higher than for SiON, making implementation unattractive. As mentioned above, fixed charge from N incorporated into the gate stacks (in particular, into the bottom interface) is another means of controlling V t . However, only a limited degree of V t improvement (by up to ;0.1 V) is achieved in this manner, at the expense of mobility loss [57] . Recent experimental evidence indicates that oxygen plays a prominent role in the p-FET V t shift phenomenon. It was demonstrated that oxidation of the polySi/high-j stack by lateral indiffusion of oxygen can alleviate the p-FET V t shift of transistor devices with channel lengths below ;1 lm at the expense of EOT [73] . Also, optical spectroscopy was used to relate trap levels in HfO 2 to oxygen deficiencies [74] . It is likely that these results are related to recent findings for metal/high-j gate stacks, which are discussed in detail in the next section. There, it is demonstrated that p-FET V t can vary by as much as 0.75 V, depending on O 2 partial pressure and temperature during post-deposition gas anneals [75] .
Fermi-level pinning has often been invoked as a fundamental mechanism causing the V t shift, in analogy with a phenomenon that has long impeded successful fabrication of high-quality gate stacks on compound semiconductors [76, 77] . Fermi-level pinning is caused by a high areal density of interface states whose occupation changes as the gate voltage is swept from conditions of accumulation to inversion. The interface states partially screen the electric field from the gate electrode, preventing it from reaching the channel. The extent of gate-induced tuning of the channel carrier occupancy is thus greatly reduced. In the first detailed discussions of the p-FET V t shift with Hf-based high-j materials [67] [68] [69] , it was argued that Fermi-level pinning just below the polySi conduction band is caused by Hf-Si bonds at the high-j/polySi interface. Direct physical evidence for such bonds is scarce, but this picture is broadly consistent with the experimentally observed impact of oxygen deficiencies on V t .
However, defect levels and fixed charge in the Hf-based gate dielectric itself may similarly cause V t shifts. It has been reported, for example, that O vacancy formation in HfO 2 is energetically favorable when the HfO 2 is in contact with a p-doped polySi gate, since such defect states are stabilized by the transfer of two electrons to the gate electrode [74, 78, 79] ; this transfer cannot occur in contact with an n-doped polySi gate. Positive fixed charge is thus created inside the HfO 2 , shifting the p-FET V t to more negative values, which provides an explanation for the experimentally observed V t behavior.
More generally, potential physical causes for fixed charge are vacancies or interstitials, foreign atoms such as Si, N, or gate dopants diffused into the high-j layer. Si and N are not candidate species causing the p-FET V t problem, since N-free HfO 2 /SiO 2 stacks suffer from it, and since the intentional introduction of Si partially alleviates the issue (see below). The impact of gate dopants was excluded by the careful experimental studies discussed above [70] .
Owing to the accumulating evidence regarding the importance of O, and a better understanding of the electronic structure and formation enthalpy of O vacancies in HfO 2 , such vacancies are currently considered to be the most likely origin of the V t shifts. However, more physical characterization experiments are required in order to conclusively distinguish such defects from interfacial Hf-Si bonds.
From a technological perspective, it is critical to determine whether the p-FET V t can be shifted closer to the target value by choosing appropriate processing conditions. As mentioned above, lateral oxidation of the high-j layer brings partial relief for short-channel devices [73] . However, the concomitant growth of SiO 2 at the gate electrode interface increases the EOT, O indiffusion and hence V t are dependent on channel length, and it is unclear whether the O content of the gate stack can be maintained during the entire device fabrication process. These factors limit the implementation of lateral oxidation.
Motivated by the Hf-Si bond theory, efforts have recently concentrated on thin dielectric cap layers inserted between the Hf-based dielectric and the polySi electrode. However, success with this approach has been mixed, notably weakening the Hf-Si bond theory. For example, Si 3 N 4 [70] [71] [72] , SiC:H [72] , and HfON [80] cap layers lead to only very small V t improvement. With SiO 2 cap layers, moderate V t improvement (by 0.3 V) has been achieved at a cap thickness of 1 nm [71] (though dissimilar results have been reported [72] ). However, SiO 2 capping severely limits thickness scaling and effectively defeats the purpose of introducing high-j materials. Several studies have concentrated on Al 2 O 3 cap layers, often grown by ALD. Reported improvements range from 0.1 to 0.3 V on HfSiO [70, 81, 82 ] to 0.6-0.7 V on HfSiON [83] . These variations indicate that process control may be an issue. The most likely mechanism of V t improvement is through negative fixed charge introduced into the Hf-based material by the Al, as is the case for HfAlO gate dielectrics [38] . A possible concern with Al 2 O 3 cap layers is charge trapping under operation conditions, which is a known issue for pure Al 2 O 3 gate dielectrics [14] . In Al 2 O 3 /HfSiO stacks, however, the degree of trapping inside the HfSiO appears to be essentially independent of cap thickness [84] . Still, it may be beneficial to reduce cap thickness to a minimum, since with increasing cap thickness the distance of the trap sites from the gate electrode increases and, in turn, the V fb shift induced by trapped charges increases.
Recently, aluminum nitride (AlN) was introduced as a novel cap material that reproducibly ensures sufficient V t improvement at very low cap thickness and high effective permittivity [60, 85] . Hf-based stacks were thus engineered such that the n-FET and p-FET V t are sufficiently low, with excellent device characteristics. To this end, the AlN cap was deposited onto the HfSiO on both p-FETs and n-FETs, and subsequently etched off the n-FETs. Selective capping of p-FETs only is thus achieved. Separate wafers were employed, but full CMOS integration is possible through a masking/etching scheme. Figure 5 (a) shows C-V curves for optimized p-FET and n-FET polySi/(AlN)/HfSiO gate stacks [60] . The physical thickness of the AlN cap is only 0.4 nm; more significantly, because of the high dielectric constant of the AlN, this cap contributes only 0.1 nm to the total EOT, ensuring scalability [85] . The p-FET V t shift is reduced to only À0.22 V to À0.31 V compared with a SiON control, depending on the Si/high-j interface layer. For n-FETs, we find DV t ¼ 0.21 V, similar to conventional polySi/ Hf(Si)O stacks. Thus, we obtain nearly symmetric C-V characteristics with low V t . These findings are confirmed by I d -V g data [ Figure 5(b) ]. A small subthreshold swing of 71 mV/dec indicates that the interface state density is low. This was confirmed by amplitude sweep charge pumping data, which demonstrates that n-FET D it ; 10 10 eV
À1
-cm À2 and p-FET D it ; 7 3 10 10 eV
-cm À2 [60] . The p-FET V t improves slightly with decreasing thickness [60] , indicating further scalability. Also, the V t -optimized high-j-based FETs show good performance: Mobilities and drain currents for p-FETs and n-FETs range between 90 and 110% of those for a SiON control [60] . A narrow distribution of breakdown voltages indicates the uniform quality of the dielectric. Stressinduced n-FET V t shifts due to charge trapping are sufficiently low to meet the ten-year device lifetime targets. By combining this capped gate stack with moderate implant engineering for final V t adjustment, short-channel polySi/(AlN)/HfSiO devices with acceptable performance have been manufactured [85] .
In conclusion, O vacancies, or perhaps Hf-Si bonds, in Hf-based polySi/high-j gate stacks are the predominant cause of the observed V t shifts. It is unclear whether O can be reintroduced into the stack without unacceptable SiO 2 growth, and whether such O content can be maintained throughout a full CMOS integration flow. Though unsuccessful in most cases, cap layers deposited onto the Hf-based dielectric have recently shown promise for V t control. It has been demonstrated that sufficient V t improvement with a scalable cap layer can be achieved without significantly degrading drive current. In conjunction with implant engineering, this opens up opportunities for polySi/high-j devices. In summary, we have reviewed how thermal stability and mobility requirements have guided the trend of polySi/high-j devices from HfO 2 to HfSiO. The incorporation of additional N not only further suppresses high-j crystallization, but also increases the dielectric constant and aids interfacial layer scaling. However, N close to the channel introduces fixed charge that degrades carrier mobility through Coulomb scattering. Thresholdvoltage offset of polySi devices incorporating Hf-based high-j dielectrics is probably caused by an O deficiency of the gate stack. Scalable AlN capping layers have been developed that enable p-FET V t control without degrading device performance. Combined with channel engineering by ion implantation, selective p-FET implementation of such AlN/HfSiO gate dielectrics holds promise for successful polySi/high-j CMOS fabrication.
Metal gates
The previous section has shown that while high-j dielectrics are clearly required to scale beyond the 45-nm node, the integration of Hf-based dielectrics with polySi electrodes suffers from a number of drawbacks, including high p-FET V t and difficulty in scaling below T inv of 2 nm. The use of metal gates helps to overcome some of these hurdles. In this section, we summarize the advances and challenges remaining for metal/high-j stacks. We show that aggressively scaled metal/high-j stacks (T inv ¼ 1.4 nm) with high electron mobility can be achieved in a conventional self-aligned process by careful process optimization, including the use of non-nitrogen interface layers, high-temperature processing, and appropriate electrode structures to prevent regrowth. However, V fb /V t instability after high-temperature processing remains the biggest challenge to overcome, with oxygen vacancies in the high-j resulting in large V fb /V t shifts for highworkfunction (u m ) metal gates.
Thermal stability
For compatibility with conventional self-aligned processing, thermally stable metal electrodes were required. This led to our initial evaluation of different metal electrode/dielectric gate stacks by in situ X-ray diffraction (XRD). An electrode was considered unstable if the XRD analysis showed a deviation from the typical linear decrease in diffraction angle (2h) as a function of temperature [86] . This suggested the reaction and/or formation of a new phase with a different crystal structure. On the basis of this criterion, possible stable electrode choices were narrowed down as shown in Figure 6 . Most of the low-u m elemental metal gates (u m ¼ 4.1 to 4.3 eV), indicated by light shading, were reactive and did not withstand conventional CMOS annealing temperatures. The exceptions were TaN and TaSiN, which were reported to have low n-FET u m yet remain stable to high temperatures. On the other hand, most of the midgap (including TiN [87] , not shown) and high-u m metal gates (u m ¼ 4.9 to 5.2 eV), indicated by darker shading, remained stable to high temperatures (800 -1,0008C). In summary, while most of the p-FET gate metals and alloys were structurally stable at high temperatures, conventional CMOS processing that requires temperatures greater than 9508C may not be an integration option for most elemental n-FET electrodes.
These thermal stability constraints were a catalyst for the development of a gate-last or replacement-gate process. Typically, the process requires that after a source/drain (S/D) activation anneal and silicide formation for a conventional polySi/SiON integration scheme, nitride and oxide are deposited, and this is followed by planarization using chemical-mechanical polishing (CMP). The sacrificial polySi gate and SiON dielectrics are selectively removed, and the new SiON (or high-j) is grown (or deposited), followed by deposition of the metal gate. After deposition, the highest temperatures to which the gate stacks are exposed are those observed in the back end, which are typically ,5008C. Using the replacement-gate integration scheme and CVD W as a metal gate, CMOS transistors down to 0.1 lm were successfully fabricated [88] . It was shown that while the hole mobility of p-FETs remains as good and in some cases better than that of polySi/SiON controls, the electron mobility for W/SiO 2 , W/SiON [88] , and W/HfO 2 /SiON [ Figure 7 (a)] were degraded by more than 20% compared with polySi/SiON gate stacks of similar T inv . It was also clear that the presence of N in the gate stack further degrades the electron mobility for a lowtemperature integration process [88] . Figure 7( [90] . This allows for the possibility of a ''gate-first'' conventional process integration scheme. Thus, the integration complexity of introducing a metal gate for high-performance CMOS requires that both metal and high-j be introduced at the same time for an overall benefit to be achieved in scaling and leakage. Unfortunately, aggressively scaled metal/high-j stacks suffer from electron mobility degradation [87, 91] and V fb /V t instabilities [75, 92] .
Electron mobility
In the subsection on thermal stability, it was shown that the low-temperature-processed metal/high-j devices suffer from degraded electron mobility. The effect of high-temperature processing on the n-FET mobility of W/HfO 2 /SiO 2 stacks was evaluated using a simple nonself-aligned integration flow, with devices processed between 6008C and 1,0008C. It was shown that even with low interface-state densities (N it ), low-temperature (,6008C) processing resulted in extremely low electron mobilities [93] . Increasing the thermal budget resulted in significantly improved mobilities, but at the expense of T inv due to interlayer (IL) regrowth. Using a non-selfaligned flow [94] , n-FET-like CVD TaSiN/HfO 2 gate stacks were also fabricated, and the mobility compared with CVD W/HfO 2 after high-temperature processing ( Figure 8) . As with the replacement-gate results, it is observed that the presence of N at the interface for both gate electrode stacks clearly degrades the electron mobility. This not entirely unexpected, as nitrogen is also the potential cause of the reduction of mobilities for aggressively scaled polySi/SiON devices. For the nonnitrogen ILs, it was not clear whether the observed improvement in mobility was due only to the thickening of the IL or whether the composition of the IL had also been modified and also played a role. It has been suggested that the Hf intermixes with a non-nitrogen IL (from comparison of high-resolution TEM and electrical measurements) to form a higher-j Hf-silicate IL [93] that results in higher mobility than HfO 2 , since it has a weaker coupling of the SO phonons compared with HfO 2 [95] . However, a number of research groups have chemically analyzed the IL using low-loss electron energy loss spectroscopy [96] and medium-energy ion scattering [97] and show no evidence for Hf-silicate formation upon annealing. Alternatively, it has also been suggested that the IL is Si-rich, resulting in a dielectric constant greater than that of SiO 2 [98] . In summary, the composition of the IL is currently a topic of intense debate in the high-j community, and its impact on the mobility of high-j stacks is not well understood.
To understand the effect of processing temperature on electron mobility and to decouple the role of the IL thickening from mobility improvement of metal/HfO 2 stacks, we have used PVD TaSiN, a well-known oxygen diffusion barrier which is known to minimize IL thickening, so that the contribution of the IL to mobility improvement remains constant. For the explicit purpose of dopant activation at low temperature, we used the solid phase epitaxial regrowth (SPER) [99] process, which uses high-energy As implants for S/D amorphization followed by a 6008C anneal, in combination with NiSi S/D and gate contacts to fabricate self-aligned n-FETs at low temperatures. Some wafers were subjected to an additional 8008C, 5 s and 1,0008C, 5 s anneal after SPER and prior to NiSi formation to observe the impact of high-temperature activation. Figure 9 (a) shows that substantial improvement in mobility (25%, peak) is observed for both TaSiN/HfO 2 /SiON and a control TaSiN/SiON stack only after 1,0008C anneals with little change in T inv . It is clear that the mobility increase is neither related to IL regrowth (T inv remains about the same; see the figure caption), nor affected by N it variations, as the mobility curves are corrected for N it [100] . These results show unequivocally that the high thermal budget modifies the dielectric stack without interfacial regrowth to enhance the mobility. The mobility enhancement can be related to the formation of a relaxed IL/Si interface at T . 9508C [101] or, in addition, especially for the high-j gate stacks, to structural relaxation and modification of the HfO 2 /IL interface.
We have recently obtained high-mobility devices at aggressive T inv , for self-aligned metal-gated high-j transistors [102] with oxide starting surfaces by capping different thin metal gate stacks such as PVD TiN, ALD TaN, and CVD W with polySi [ Figures 9(b), 9(c) ]. To prevent reactions between W and polySi at T . 8008C, a TiN barrier layer was inserted between the W and polySi layers. PolySi/TiN/HfO 2 gate stacks were shown to have record electron mobilities at a T inv of 1.4 nm better than previously reported [103, 104] . We believe that by careful process optimization such as the use of nonnitrogen interface layers, high-temperature processing, low N it (,3 3 10 10 cm
À2
-eV
À1
), and appropriate electrode and electrode structures to prevent interfacial regrowth, we have largely minimized undesirable sources of Coulomb scattering. This results in high mobility in aggressively scaled metal/high-j stacks that are competitive or better than aggressive polySi/SiON stacks [ Figure 10(a) ]. We also show that these high-mobility stacks still maintain more than 4-5 orders of leakage reduction compared with polySi/SiON [ Figure 10(b) ].
Metal gate screening of the soft optical phonon modes in the high-j (the primary reason for reduced mobility of polySi/high-j as proposed by Fischetti et al. [95] and experimentally verified by Ren et al. [59] ) has been proposed as a possible reason for improvement in mobility [103] . However, we have recently shown with low-temperature mobility measurements of aggressively scaled metal-gated high-j stacks 4 that electron mobility is still limited by HfO 2 SO-phonon scattering. T inv scaling Figures 9(b) and 10(a) show a significant difference in T inv for different electrode stacks that are processed under nominally identical process conditions. After a hightemperature process, W-gated devices capped by TiN and polySi are at least 0.5 nm thicker in T inv than an equivalent polySi/TiN device. Since the W is completely encapsulated during the S/D activation by TiN/polySi and nitride spacers, the increased T inv can only be attributed to residual oxygen present in the W [105] that is released upon annealing as atomic species and oxidizes the Si substrate surface. This kind of regrowth has been observed with other relatively high-workfunction and refractory metals such as Re [75] and suggests that V t / V fb stability-Role of oxygen vacancies A key problem that affects metal-gate/high-j stacks is the V t /V fb stability of metal gates when in contact with Hfbased dielectrics. This remains probably the toughest challenge for the introduction of metal gates and can be summed up as follows: The V t /V fb values for metal/high-j stacks predicted using the metal workfunction are accurate for low-temperature-processed devices, but thermal processing induces significant drift, usually toward a midgap effective workfunction (EWF). An illustration of this effect is shown in Figure 11 (a) for PVD TaSiN/HfO 2 and CVD Re/HfO 2 devices, in which, after hightemperature anneals, the difference in V fb (a measure of the EWF for aggressively scaled devices) is less than 100 mV. The reported u m of these materials is 4.4 eV [106] and 4.9 eV [107] . We reported previously by using the barrier height technique to evaluate u m that some of these V fb shifts that are observed upon annealing are due to fixed charge [108] as interpreted by the difference between the u m obtained from the barrier height technique (which yields values similar to reported u m values) and that extracted from C-Vs. However, it is becoming increasingly apparent industrywide that for high-u m metal gates, the observed EWF on HfO 2 can be shifted by more than 500 mV from the expected u m upon exposure to moderately high temperatures and/or reducing ambients. This shift in V fb is qualitatively similar to the high V fb shift observed for p þ polySi/HfO 2 gate stacks, where the shift was attributed to Fermi-level pinning [68, 69, 109] . Using Re/HfO 2 gate stacks [75] , we illustrate this effect and show that for room-temperaturedeposited e-beam Re, reducing ambients at moderate temperature can shift the V fb of MOS capacitors by ;700 mV [ Figure 11(b) ]. The V fb for the forming-gasannealed e-beam Re/HfO 2 stacks is very similar to asdeposited CVD Re/HfO 2 films that are grown at 5008C under reducing conditions. These kinds of similar shifts have also been observed for Ru/HfO 2 [75] and Pt/HfO 2 [92] . However, we have also shown that by using appropriate low-temperature oxidizing ambients, some of this V fb shift is recoverable without interfacial regrowth [ Figure 11 (c)] [75] . Thus, we strongly believe that the V fb modulation is related to the oxygen vacancy concentration [V o ] in the HfO 2 near the Re contact.
Recently Shiraishi et al. [78, 79] have attributed the Fermi-level pinning effect for p þ polySi/HfO 2 to the generation of an interfacial dipole formed by the evolution of charged oxygen vacancies. By a similar analogy, we believe that the introduction of a high-u m metal gate adjacent to the HfO 2 allows for the following reaction:
Since this reaction is thermally activated, there is no driving force at room temperature for the reaction to proceed (consistent with the as-deposited e-beam Re/HfO 2 measurements). It has been predicted theoretically that the oxygen vacancy defect level in the HfO 2 is aligned close to the silicon conduction band [110] . Therefore, at moderately high temperatures, the presence of a high-u m metal with its Fermi level aligned close to the valence band of Si provides the necessary driving force to generate charged oxygen vacancies and lose 2e À to the metal. This results in a dipole layer that changes the effective gate workfunction and the corresponding V fb by pulling it toward midgap, as illustrated in Figure 11 (d). By introducing oxygen to the system, we can effectively neutralize the oxygen vacancies near the metal/high-j interface, thereby recovering the high u m of the metal gate, as shown in Figure 11 (c). It has also been suggested that these shifts could be attributed to metal-induced gap states (MIGS), an intrinsic effect in which the EWF is modulated by the charge neutrality level and pinning parameter [111] , which are well known for HfO 2 . Recently, Lim et al. [112] have shown quite convincingly that for as-deposited highu m gate metals, the EWF can be well predicted by the MIGS model; however, upon even moderate annealing the realized EWF can be explained only by the vacancy model. Thus, oxygen movement and its role in modulating oxygen vacancy (V o ) formation in the high-j is strongly coupled with the gate electrode and is responsible for the low EWFs that are observed for materials that have high u m .
In summary, most of the n-FET metals or alloys are either unstable at high temperatures or at best have EWFs that are more than 200 mV from the Si conduction band edge (for example TaSiN, TaSi 2.5 , or TaC). On the other hand, p-FET metals and alloys, though stable at high temperatures, have unusually high V fb shifts that might be related to the oxygen vacancy concentrations in the HfO 2 or HfSiO gate dielectric.
Charge trapping and NBTI Unlike polySi/HfO 2 stacks which suffer from significant charge-trapping concerns [14, 113, 114] , metal/high-j gate stacks have been shown to have very good V t stability under constant stress conditions; this is illustrated in Figure 12 [115] . Compared with W/HfO 2 , both FUSI/HfO 2 and polySi/HfO 2 suffer from significant charge trapping. This degradation is very unlikely to come from the FUSI process, since it is not seen on SiO 2 control devices with FUSI gates. These observations combined with the metal gate data strongly indicate that reaction(s) between polySi gates and high-j dielectrics may be responsible for defect creation that leads to enhanced charge trapping, with most of these trapping effects being eliminated by the use of metal gates. Degradation related to NBTI (negative biased temperature instability) in scaled W/HfO 2 replacementgate p-FETs has also been shown to be comparable to polySi/SiON, suggesting that NBTI is not a problem for aggressive metal-gate/high-j stacks [116] .
To conclude this section, substantial mobility improvements in metal-gated high-j systems at an aggressive T inv of 1.4 nm which are as good as or better than those of aggressive polySi/SiON stacks have been achieved. High-temperature processing and nitrogen in the interface layer appear to influence this improvement strongly, though careful process optimization has helped in overcoming mobility as a problem for aggressive stacks. Workfunction stability remains the most significant challenge to overcome, with oxygen vacancies in the high-j resulting in large V fb /V t shifts for highworkfunction metal gates. Low-workfunction metal gates are either unstable at high temperatures or are still significantly shifted from the Si conduction band edge. We therefore believe that significant changes to conventional integration schemes would be required in order to obtain high-mobility and band-edge workfunction metal/high-j stacks.
Gate stacks with FUSI metal gates
As discussed above, using metal gates offers many benefits for CMOS scaling, in particular lower T inv due to eliminated polySi depletion. The process flow described in Section 3 included metallic material deposited directly on gate dielectric regardless of the ''gate-first'' or ''gate-last'' integration scheme. An alternative attractive approach to fabricating metallic gates is to convert a conventional polySi gate into a silicide material which, after silicidation transformation, is in direct contact with the dielectric film. Most metal silicide materials are known to have
Figure 12
Comparison of V t instability in polySi, fully silicided (FUSI), and metal gate stacks with the same high-stressed under identical conditions. Adapted from [115] , reproduced with permission; ©2004 IEEE. metal-like low electrical resistivities, typically of the order of 10-100 lX-cm [117] [118] [119] . Low resistivity and selectivity to form silicides only in the areas where metal is in direct contact with silicon (the so-called ''selfaligned'' process) have made them a key contact element of modern ULSI transistors [117] . As a result of many years of focused research and development in this area, silicide materials and processes are fairly well understood. One should mention that the idea of complete silicidation of a polySi gate was proposed in the late 1970s [117 -120] . At that time, the polysilicon depletion effect was not a big issue, and the focus was more on finding low-resistance contact materials with high reliability. The situation has changed drastically over the past several years with the requirement of reducing electrical thickness of the gate stack in inversion without gate leakage penalty. Several groups have explored full silicidation (FUSI) of conventional polySi gates and observed an encouraging effect of reduced T inv for the same physical structure and thickness of the dielectric stack [21, 121 -144] .
Several integration routes to fabricate fully silicided gates have been reported, some involving CMP steps and others not. One popular approach is shown schematically in Figure 13 . The integration scheme remains a conventional front-end-of-line (FEOL) process flow including polysilicon gate definition and patterning, ion implantation into extension regions, spacer formation, source/drain ion implantation and silicide contacts, and an oxide passivation layer. After that, FUSI-specific steps include 1) CMP planarization of the passivation overlayer; 2) removal of the cap layer on top of the polySi gate; and 3) metal deposition at the thickness sufficient to fully silicide the polySi gate after moderate annealing, typically at 400 -6008C. In this approach, source/drain and gate silicidation are performed separately. To sum up, FUSI gate integration is clearly similar to the conventional CMOS process flow, and therefore offers several advantages over the more complex standard metal gates described above. In fact, short-channel FUSI devices have been demonstrated for 65-nm-and 45-nm-technology nodes.
With respect to silicide materials for FUSI gates, most of the ones explored so far are common silicides that are already in use for source/drain contacts or other microelectronics processes, such as molybdenum silicides [119, 120, 138] , tungsten silicides [122] , titanium silicides [136] , hafnium silicides [134] , platinum silicides [131, 133] , cobalt silicides [123, 141] and nickel silicides [21, 121, , germanides, and alloys. Nickel-based silicide materials are emerging as a leading candidate for FUSI gates for several reasons: 1) low resistivity (;15 -25 lX-cm; 2) low volume expansion (less than 20%); and 3) the fact that this material has already been introduced into Si FEOL processing for sub-90-nmtechnology nodes. More significantly, nickel silicide is formed by Ni indiffusion into the polySi gate, therefore allowing complete silicidation without forming voids. As an illustration, a comparison of cobalt silicide and nickel silicide gates is shown in Figure 14 . In contrast to nickel silicidation, silicon atoms are the main diffusing species during cobalt monosilicide formation, resulting in
Figure 13
Schematic integration scheme for fully silicided (FUSI) gate dielectrics utilizing the CMP approach. In this approach, source/drain and gate are silicided separately. In terms of electrical properties, FUSI gates show a metallic behavior (due to complete silicidation) with no signature of polySi depletion for both high-j and SiO 2 gate dielectrics ( Figure 15 ). Accumulation and inversion capacitances are equal, and this is true for both n-FET and p-FET devices. Some slight increase of the capacitance in accumulation is also observed, as expected [145] when polySi gates are replaced with a metal gate. The gain of T inv due to the FUSI process is approximately 0.3-0.5 nm, especially over the polySi/high-j devices without polySi pre-doping ( Figure 15 ). The combination of polySi-depletion elimination and the high permittivity of the high-j layers results in very significant (six to seven orders of magnitude) gate leakage current reduction, plotted against T inv ( Figure 16) . A high-j layer (with polySi gates) contributes to a gate leakage reduction of approximately 10 3 -10 5 , while FUSI gates offer additional reduction by a factor of ;100.
As discussed in the two previous sections, threshold voltage control (especially for low-V t high-performance devices) is a challenge for both metal-gate (band-edge metals) and polySi/high-j devices (the so-called p-FET V t problem). Achieving band-edge workfunctions for CMOS is one of the key issues with FUSI gates as well. Undoped NiSi gates show a mid-gap workfunction, as evidenced, for example, from V t shift by ;0.5 V from n þ Si and p þ Si controls ( Figure 15 
Figure 14
Cross-sectional SEM image of short-channel fully silicided (FUSI) devices with (a) CoSi 2 and (b) NiSi gates. 
Figure 15
High-frequency (100-kHz) C-V measurements on (a) n-FET and (b) p-FET devices with fully silicided (FUSI) and polySi devices with SiON gate dielectrics. T inv gain due to polySi-depletion elimination and V t shifts are shown. T qm ϭ IBM equivalent oxide thickness metric [1] . 4) utilizing ultrathin cap materials between the gate dielectric and the FUSI gate, similar to the idea discussed in the polySi/high-j section [140] ; 5) bottom interface engineering [140] ; and 6) channel pre-doping. With the help of polysilicon pre-doping [e.g., As, Sb, P ion implantation (I/I) for n-FETs and Al, B I/I for p-FETs] of FUSI gates on SiO 2 -based gate dielectrics, V t can be adjusted [126] within ;150 meV (for p-FETs) and 300 meV (for n-FETs) from the mid-gap value of the undoped NiSi (Figure 17 ). The dopant dose should be carefully optimized because some EOT loss and adhesion problems are observed at high ion implant doses. In other words, there is a tradeoff between the value of the V t shift and the degree of delamination (for n-type dopants) and also EOT loss. Besides, polySi pre-doping becomes less efficient in the case of FUSI gates on high-j dielectrics because of the so-called Fermi-level pinning problem discussed in detail in Section 2. For FUSI gates this problem can be mitigated by using 1) metal-rich phases of nickel silicides; 2) platinum silicides or platinum alloys; and/or 3) more stable silicate and nitrided silicate materials. It has been demonstrated that different phases of nickel silicides exhibit workfunctions ranging from ;4.3 eV (for NiSi 2 ) to ;4.7 eV (for Ni 2 Si) [21] . This phase-controlled full silicidation offers an extra ''knob'' to tune the workfunctions of FUSI gates. Another factor in adjusting V t is to alloy nickel silicides with elements that help to move the workfunction toward band edges. For example, devices with NiPtSi FUSI gates show threshold voltages close to a ''quarter-gap'' p-FET value, whereas alloying with aluminum shifts the workfunction almost to the n þ band edge ( Figure 18 ). The mechanism of this V t modulation is not fully understood at present. It is believed to be possibly due to segregation of the alloying element at the FUSI/dielectric interface. Device performance improvement is an ultimate goal of device scaling, and innovations in materials and device architecture are enabling it. In terms of performance, long-channel FUSI-gated HfSi x O y devices show carrier mobilities close to that of the SiO 2 control [131] . This fact combined with reduced T inv (Figures 15 and 16 ) results in significant drive current improvements [131] . Figure 19 shows (over)drive current in the linear regime as a function of gate leakage. The upper x-axis also shows an equivalent gate oxide thickness extracted from gate current density assuming SiO 2 tunneling behavior. At a given gate leakage, the n-FET performance gain is ;25% for NiSi/HfSi x O y and ;15% for NiSi/SiO 2 . Another way
Figure 17
Workfunction control for fully silicided (FUSI) gates by polySi pre-doping with typical n-type and p-type dopants. 
Figure 16
Gate leakage current density as a function of inversion thickness for polySi-gated devices with SiO 2 and high-dielectrics and fully silicided (FUSI) devices with high-dielectrics. From [131] , reproduced with permission; ©2004 IEEE. to interpret the data shown in Figure 19 is that, for a given drive current (the equivalent of ;1 nm SiO 2 gate dielectric), NiSi/HfSi x O y shows approximately six orders of magnitude lower gate leakage.
As indicated in the previous sections, charge (electron) trapping is a well-known phenomenon and a serious reliability concern in high-j-based devices. It causes V t instabilities and drive current degradation. FUSI-gated devices exhibit charge-trapping behavior similar to that of the polySi/ high-j stacks, as evaluated by means of the constant-stress voltage technique [113] . Specifically, FUSI on HfO 2 shows significant V t instability, whereas charge trapping in both doped and undoped FUSI on HfSi x O y is negligible. This important observation was also complemented by charge-pumping measurements.
Finally, we comment on scaling issues of FUSI/high-j gates. ''Gate-last'' FUSI devices are subjected to processing (starting from polysilicon deposition) and a thermal budget similar to that of polySi/high-j stacks. Hence, one could expect similar issues with regrowth and reactions at high temperatures which should be carefully managed. One conventional way to scale down the electrical equivalent thickness of the stack is to combine an optimized thin SiO 2 -like interface and a reduced high-j layer thickness. Electrical thicknesses in inversion (T inv ) as thin as 1.6 nm have been achieved for NiSi/HfSiO devices [140] .
In summary, the FUSI device is an attractive metalgate integration option that offers a number of device benefits such as sub-2-nm T inv ; performance gain over polySi/SiO 2 at a given gate leakage; six to seven orders of gate leakage reduction (at a given T inv ); V t control for both n-FETs and p-FETs, and negligible charge trapping.
Summary
There is no doubt that enormous progress has been achieved in the area of advanced gate stacks over the past several years. Initial demonstrations of high-j devices in the late 1990s did show significant leakage current reduction due to higher permittivity of the stack. However, these early devices were barely usable. They suffered from significant mobility degradation, threshold voltage instability caused by unacceptable charge trapping, limiting scaling potential below 2 nm (T inv ), reliability concerns, and an unclear integration path. Most of these issues (which seemed fundamental in the early days) have now been solved. High-j/metal-gate devices are much more competitive now for highperformance technologies. They exhibit high mobility at thin T inv and no significant charge trapping. Controllable and reliable V t control still remains as a potential issue, but several options have been identified to solve this problem. Interface optimization is an important task for high-performance (high-mobility) devices.
Figure 19
Normalized constant overdrive (at V t ϩ 0.8 V) current for NiSi/SiO 2 and NiSi/HfSiO n-FETs. Performance gain over polySi/SiO 2 at a given gate leakage is shown by arrows. (I d(lin) : linear drive current.) Reproduced from [131] , with permission; ©2004 IEEE. 
